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Abstract— Electron mobility and drain current in a strained-
Si MOSFET have been calculated and compared with the
mobility and drain current obtained for the relaxed mate-
rial. In the first step, our mobility model has been calibrated
to the “universal mobility” according to the available exper-
imental data for unstrained Si MOSFETS. Then, employing
the mobility parameters derived in the calibration process,
electron mobility and the drain current have been calculated
for strained-Si MOSFETs.
Keywords— electron mobility, strained-Si MOSFET.
1. Introduction
Employing strained Si in MOSFET channel may signifi-
cantly improve the performance of the device by an in-
crease of electron mobility due to strain-induced alteration
of the energy band structure. Therefore, the strained-Si
technology is a promising solution for ultra-scaled devices
and undergoes an intensive research work along with suc-
cessful introduction to the market [1].
In this work, electron mobility and drain current for both:
a relaxed-Si and a strained-Si MOSFETs have been mod-
eled. In the first step, our mobility model has been cal-
ibrated to the “universal mobility” according to available
experimental data for unstrained Si MOSFETs [2]. Then,
employing the calibrated mobility model with parameters
derived in the calibration process, electron mobility for
a strained-Si MOSFET has been calculated, and finally, the
drain current has been calculated for a strained-Si MOS-
FET designed as a template device for the SINANO Project
Deliverable D4.14 on strained silicon [3].
2. Mobility calculation
According to the idea of this work, our electron mobility
model should be calibrated to the “universal mobility” of
experimental data for unstrained Si MOSFETs, and then it
should be employed to a strained-Si MOSFET, with literally
the same mobility parameters as those used to calculate the
mobility for the unstrained device. The modeled strained
devices should be bulk NMOSFETs with strained-Si chan-
nel layer resting on the Si0.8Ge0.2 virtual substrate.
Our electron mobility model is based on the relaxation time
approximation, including the mobility components limited
by the phonon scattering, the Coulomb scattering, and
the surface roughness scattering. The effective mobility is
calculated by combining these components according to
Matthiessen’s rule.
First, the potential and carrier concentration distributions
have been obtained by self-consistent solution of 1-di-
mensional Poisson and Schrödinger equations, giving also
quantized energy levels and envelope wave functions in the
direction z perpendicular to the surface. Figure 1 shows an
example of band diagram for a strained-Si bulk MOSFET,
illustrating also the distribution of electron concentration,
and energy levels along with the eigenfunctions (only the
non-primed series of eigenstates is shown). In the calcu-
lations open boundaries have been assumed, i.e., the wave
functions are allowed to penetrate into the oxide. Band off-
sets for strained-Si/SiGe interface are calculated according
to [4, 5].
Fig. 1. Energy band diagram for a strained-Si bulk MOSFET.
A silicon layer, when grown on a Si1−xGex substrate, is sub-
jected to biaxial tensile strain, due to a mismatch be-
tween lattice constants of the materials under consideration.
This strain rearranges the energy band structure within the
strained layer. It separates the non-primed series of eigen-
states from the primed series, shifting the latter up, thus
promoting electron occupation in the non-primed energy
subbands, which, in turn, is beneficial for electron mo-
bility, since the transport effective mass for electrons in
the non-primed subbands is smaller than for those in the
primed subbands. Moreover, due to the separation of the
non-primed and primed subbands, the intervalley scattering
is significantly suppressed in the strained silicon. Addition-
ally, the strain produces a discontinuity of the conduction
band edge at the interface between the SiGe layer and the
strained-Si layer, which can be observed in Fig. 1 as a po-
tential step, thus confining the electrons still more within
the strained channel layer. The above effects contribute to
a significant mobility enhancement and make the strained
silicon so attractive as a material for MOSFET channel.
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Phonon scattering rates have been calculated within the ap-
proximation of isotropic effective acoustic deformation po-
tential, which was assumed to be Dac = 12 eV. Moreover,
intervalley phonon scattering was included, and a set of
phonon parameters was employed which involves a stronger
coupling for intervalley phonons [6, 7] than typically used
for unstrained silicon [8], and therefore reflects the mobil-
ity enhancement observed in strained-Si channels. So, the
following intervalley phonons have been included: a single
phonon of type-f: Ek = 59 meV, Dk = 8.0 · 108 eV/cm,
and a single phonon of type-g: Ek = 63 meV, Dk =
8.0 · 108 eV/cm. No surface optical phonons were con-
sidered.
The matrix element for surface roughness scattering in-
cludes:
– the component due to the geometrical shift of the
potential energy:
Mi j =
∫
ξi(z)∆sr ·dV/dz(z)ξ j(z)dz , (1)
– the components due to the influence of the deviated
plane and image potential modification [9].
The screening effect has been applied according to the
Thomas-Fermi approximation with the finite extension of
the wave function. Exponential spectrum was assumed with
∆rms = 0.22 nm, λsr = 1.5 nm.
Screened Coulomb scattering potentials induced by impuri-
ties located in the substrate were found by numerical solu-
tion of Poisson’s equation [10–12] across the semiconduc-
tor and the oxide (infinite oxide thickness assumed), see
Eqs. (2) and (3). No interface states and remote charges
have been included:
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Figure 2 shows the calculated electron effective mobility as
a function of the effective field for unstrained MOSFETs,
compared with the experimental universal mobility curve by
Takagi et al. [2]. Simulations for all substrate doping levels
were carried out employing the same scattering parameters
mentioned above, calibrated to obtain the best possible fit
to the experimental data.
Figure 3 shows a comparison of the dependence of the ef-
fective mobility on the effective field for strained MOSFETs
and unstrained MOSFETs for doping levels of 3 ·1017 cm−3
and 3 ·1018 cm−3, while Fig. 4 presents the enhancement
of electron mobility obtained in the strained devices relative
to the unstrained ones, as a function of the effective field.
As can be seen, strain induces a mobility enhancement of
the order of several dozen per cent.
Fig. 2. Effective mobility versus effective field for unstrained
MOSFETs.
Fig. 3. Effective electron mobility versus effective field for
strained and unstrained MOSFETs.
Fig. 4. Electron mobility enhancement versus effective field for
two substrate doping levels.
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3. Drain current calculation
Having calibrated mobility model, the next step was the
calculation of the drain current for an n-channel strained-Si
bulk MOSFET, which was designed as a template device
for the SINANO Project Deliverable D4.14 on strained sil-
icon. The parameters of the transistors were as follows:
channel length L = 25 nm, oxide thickness Tox = 1.6 nm,
oxide dielectric constant Kox = 7, acceptor doping level in
the channel: Nsub = 3 · 1018 cm−3. In spite of ultrashort
channel to be modeled, we calculated the drain current
within the long channel approximation, according to the
Pao-Sah model [13], by integration of the product of the
electron charge Qinv and the electron mobility µe f f over the
quasi-Fermi level split un along the channel:
ID =−
W
L
kT
q
VSB+VDS∫
VSB
dun µe f f Qinv . (4)
The current was calculated in two independent routines.
First, the potential and charge distributions along with the
energy levels and envelope functions were obtained and
stored for all desired gate voltages and quasi-Fermi level
splits related to the considered source-drain voltages. Next,
the stored data were post-processed in order to calculate
electron mobilities and carry out the integration according
to the drain current model.
Fig. 5. Transfer characteristics for the unstrained (open symbols)
and strained NMOSFETs (closed symbols).
Figure 5 shows an example of the calculated drain current
transfer characteristics obtained for the drain-source voltage
of 1.1 V. As a consequence of the mobility enhancement,
an enhancement of the drain current is obtained for the
strained-Si MOSFET.
4. Conclusions
In this work electron effective mobility and drain current
for both strained-Si MOSFETs and unstrained MOSFETs
have been calculated. Significant enhancements of the mo-
bility and the current have been obtained, resulting from
the biaxial tensile strain in the channel layer.
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